An evaluation of parallel simulated annealing strategies with application to standard cell placement

نویسندگان

  • John A. Chandy
  • Sungho Kim
  • Balkrishna Ramkumar
  • Steven Parkes
  • Prithviraj Banerjee
چکیده

Simulated annealing, a methodology for solving combinatorial optimization problems, is a very computationally expensive algorithm, and as such, numerous researchers have undertaken efforts to parallelize it. In this paper, we investigate three of these parallel simulated annealing strategies when applied to standard cell placement, specifically the TimberWolfSC placement tool. We have examined a parallel moves strategy, as well as two new approaches to parallel cell placement, multiple Markov chains and speculative computation. These algorithms have been implemented in ProperPLACE, our parallel cell placement application, as part of the ProperCAD II project. We have constructed ProperPLACE so that it is portable across a wide range of parallel architectures. Our parallel moves algorithm uses novel approaches to dynamic message sizing, message prioritization, and error control. We show that parallel moves and multiple Markov chains are effective approaches to parallel simulated annealing when applied to TimberWolfSC, yet, speculative computation is wholly inadequate.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Parallel simulated annealing strategies for VLSI cell placement

Simulated annealing based standard cell placement for VLSI designs has long been acknowledged as a compute-intensive process, and as a result several research efforts have been undertaken to parallelize this algorithm. Most previous parallel approaches to cell placement annealing have used a parallel moves approach. In this paper we investigate two new approaches that have been proposed for gen...

متن کامل

Parallel standard cell placement algorithms with quality equivalent to simulated annealing

Parallel algorithms with quality equivalent to the simulated annealing placement algorithm for standard cells [23] are presented. The first, called heuristic spanning, creates parallelism by simultaneously investigating different areas of the plausible combinatorial search space. It is used to replace the high temperature portion of simulated annealing. The low temperature portion of Simulated ...

متن کامل

ProperPLACE: A Portable Parallel Algorithm for Standard Cell Placement

Parallel algorithms developed for CAD problems today suuer from three important drawbacks. First, they are machine speciic and tend to perform poorly on architectures other than the one for which they were designed. Second, they cannot use the latest advances in improved versions of the sequential algorithms for solving the problem. Third, the quality of results degrade signiicantly during para...

متن کامل

A Parallel Row - Based Algorithm with Error Control for Standard - Cell Placement on a Hypercube Multiprocessor

A ncw row-bas& panllcl algorithm for standard-ccll placement targeted for execution on a hypercube multiprocessor is prescntcd. Key fcatures of this implementation include a dynamic simulated-annealing schcdule, row-partitioning of the VLSI chip image, and two novel new approaches to controlling error in parallel ccll-placemcnt algorithms: Heuristic Cell-Coloring and Adaptive (Parallel Move) Se...

متن کامل

A Routing-Aware Simulated Annealing-based Placement Method in Wireless Network on Chips

Wireless network on chip (WiNoC) is one of the promising on-chip interconnection networks for on-chip system architectures. In addition to wired links, these architectures also use wireless links. Using these wireless links makes packets reach destination nodes faster and with less power consumption. These wireless links are provided by wireless interfaces in wireless routers. The WiNoC archite...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • IEEE Trans. on CAD of Integrated Circuits and Systems

دوره 16  شماره 

صفحات  -

تاریخ انتشار 1997